Did I find the right examples for you? yes no      Crawl my project      Python Jobs

All Samples(1)  |  Call(1)  |  Derive(0)  |  Import(0)

src/p/y/PyVerilog-HEAD/Netlist.py   PyVerilog(Download)
                else:
                    #todo: add parsing code to determine width msb/lsb here
                    net = mod.new_net({"name":name, "width":1, 
                                       "busMember": False,
                                       "bitIdx": None,