Did I find the right examples for you? yes no      Crawl my project      Python Jobs

All Samples(8)  |  Call(6)  |  Derive(0)  |  Import(2)
Defines a Verilog Pin

src/p/y/PyVerilog-HEAD/Cell.py   PyVerilog(Download)
    def new_pin(self, pinAttr):
        pinAttr["cell"] = self
        pinAttr["module"] = self.module
        # create new pin here
        pin = Pin.Pin(pinAttr)