Did I find the right examples for you? yes no

All Samples(5)  |  Call(0)  |  Derive(0)  |  Import(5)

src/s/t/stuff-HEAD/hack-myhdl/wavegen.py   stuff(Download)
import unittest
import sys
from myhdl import Signal, delay, Simulation, always_comb, \
    instance, intbv, bin, toVerilog, toVHDL, always, now, traceSignals
from config import (
            elif select == SQWAVE:
                if phase_counter > (threshold << (PHASEWIDTH - N)):
                    _output.next = MASK - HALF
                else:
                    _output.next = -HALF
            else:   # NOISE
                _output.next = \
                    ((noise_register_16 ^ noise_register_13) & MASK) - HALF
        select.next = RAMP
        delta_phase.next = DELTA_PHASE
        threshold.next = HALF
        for i in range(1000):
            yield delay(1)

src/s/t/stuff-HEAD/hack-myhdl/synth.py   stuff(Download)
from amps_filters import vca
from envgen import adsr
from config import (
    MHZ,
    AUDIO_RATE,
        delta_phase.next = DELTA_PHASE
        select.next = 1
        threshold.next = HALF
        keydown.next = 0
        if reset:

src/s/t/stuff-HEAD/hack-myhdl/output_stage.py   stuff(Download)
from myhdl import Signal, delay, Simulation, always_comb, \
    instance, intbv, bin, toVerilog, toVHDL, always, now, traceSignals
from config import (
    MHZ,
    N,

src/s/t/stuff-HEAD/hack-myhdl/envgen.py   stuff(Download)
from myhdl import Signal, delay, Simulation, always_comb, \
    instance, intbv, bin, toVerilog, toVHDL, always, now, traceSignals
from config import (
    PHASEWIDTH,
    N,

src/s/t/stuff-HEAD/hack-myhdl/amps_filters.py   stuff(Download)
from myhdl import Signal, delay, Simulation, always_comb, \
    instance, intbv, bin, toVerilog, toVHDL, always, now, traceSignals
from config import (
    WHOLE,
    HALF,
                self.assertEqual(0, output_signed)
 
                input_signed.next = HALF - 1
                input_unsigned.next = MASK
                clk.next = 0
                self.assertEqual(HALF - 2, output_signed)
 
                input_signed.next = -HALF
                input_unsigned.next = MASK
                clk.next = 0